
Parallel Programming Model


Design and Implementation of UPC on GPU clusters

- Hierarchical UPC(HUPC)
 - Hybrid execution model of fork-join and SPMD Affinity aware hierarchical data parallelism
- HUPC Implementation on GPU clusters






- Hints to specify possible dependences between possibly parallel tasks
- Hints can be incomplete or incorrect
- Extends Do-Across and OpenMP directives




Adaptive Task Creation Strategy for Work-stealing

- An adaptive task creation strategy controls the tasks granularity.
- A new data attribute *taskprivate* is introduced for workspace variables.



Iterative Compilation

• Possible to derive a robust iterative optimization strategy across data set • Optimizing programs across data sets is much easier than previously anticipated




Expert-Assisted Compilation Methodology

- Pattern-Oriented Optimization Directives
- Extendable via developer interfaces
- Integrate experts' experience into compilers

Optimization Adaptor Framework

- Utilizing similarity between algorithms
- Defining the difference via adaptor
- Reuse existing optimization experiences





Memory-Aware Compiler Optimizations

Compilation Methodology & Infrastructure


0 0

Misaligned Data Access Handling in Binary Translation

Improving Heap Memory Layout by Dynamic Pool Allocation


Dynamic register promotion of stack variables

• An exception handler-based approach • Achieved 13%-44% speedup.




Mitigating Memory Bandwidth Contention


- Bandwidth-aware scheduling
- Maintain bandwidth utilization
- 4.1% speedup on average, up to 11.7%




- A lightweight dynamic optimizer
- Exploit the Affinity of heap objects
- 13% speedup on average, up to 82%



- **Software-Hardware Cooperative DRAM Bank Partitioning**
- Page coloring + XOR cache mapping
- 5.3% speedup on average, up to 15%




- Exploit additional register resources
- Runtime alias detection on page protection



Global Tiling for Communication Minimal Parallelization on DSM

- 0-1 integer linear programming
- Loop tiling for non-rectangular area



Reliable Software Developing Environment

Level-by-level: Flow- and Context-Sensitive **Pointer Analysis**

- Analyzing pointers level by level in terms of their points-to levels • Full sparse SSA form
- Full transfer function and meet function

Computation level-by-level				Benchmark	KLOC	LevPA		Bootstra (PLD)
Compute Level of Point-to	Bottom-up Analysis Compute Transfer Function	Top-down Analysis Transfer Point-to Set				64bit	32bit	32t
				Icecast-2.3.1	22	2.18s	5.73s	29
			\rightarrow	sendmail	115	72.63s	143.68s	939
				httpd	128	16.32s	35.42s	161
				445.gombk	197	21.37s	40.78s	/
				wine-0.9.24	1905	502.29s	891.16s	/
	Incrementally build PCG			wireshark-1.2.2	2383	366.63s	845.23s	/

	Benchmark	KLOC	Lev	Bootstrapping (PLDI'08)	
			64bit	32bit	32bit
	Icecast-2.3.1	22	2.18s	5.73s	29s
►	sendmail	115	72.63s	143.68s	939s
	httpd	128	16.32s	35.42s	161s
	445.gombk	197	21.37s	40.78s	/
	wine-0.9.24	1905	502.29s	891.16s	/
	wireshark-1.2.2	2383	366.63s	845.23s	/

Detecting and Eliminating Potential Violations of Sequential Consistency for concurrent C/C++ programs

- Combining Shasha/Snir's conflict graph and delay set theory
- Effectively detected PVSC bugs in MySQL/Apache

